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Abstract
For developing a prompt gamma imaging system, we have designed a 16-channel readout chip in a BiCMOS process to be associated
with multi-anode photomultipliers (MaPMTs). Each channel has one current input and two separated outputs. The input has very
low impedance to minimize electrical crosstalk and effects of capacitances. The two outputs serve to, respectively, detect signal
event and quantify signal charge. The channel architecture is a current-mode one, employing a current conveyor to drive both
a buffered current comparator and a charge-sensitive amplifier (CSA). The current conveyor is built with super-common-base
(SCB) transistor structures to obtain input impedance in the order of a few ohms. Circuit design with the use of bipolar transistor
components also improves frequency and noise performances. The chip has been tested and the evaluated characteristics meet the
system requirements.
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1. INTRODUCTION1
References2
Ion therapy is an innovating technique used to treat tumors3
with enhanced efficiency for the dose deposition conformation4
as compared to conventional radiotherapy. It requires real-time5
control of the dose localization during ion therapy, since slight6
deviations relative to treatment planning may lead to severe7
consequences. With the aim of developing a primary beam8
monitor (a beam hodoscope) for such a quality control [1], we9
propose a prompt gamma imaging system shown in Figure 1.10
For typical proton and carbon therapeutic beams, the required11
hodoscope should have a count rate capability of 108 pps, with12
an accuracy of 1ns. This has led us to implement the system em-13
ploying arrays of scintillating fibers with read out by MaPMTs14
or multi-channel plates (MCPs) [2].15
The system development requires a dedicated multi-channel16
readout ASIC (Application Specific Integrated Circuit) to be17
associated with the MaPMTs. Each channel should have very18
low input impedance to avoid electrical crosstalk between ad-19
jacent channels and to minimize effects of detector and wiring20
capacitances (Cd + Cw). Crosstalk between channels may de-21
grade position resolution [3], while these capacitances may de-22
grade both frequency and noise performances [3]. Each chan-23
nel should also provide two separated outputs corresponding24
respectively to high-speed signal-event detection and low-noise25
signal-charge quantification at low counting rate.26
This paper presents a readout chip for this purpose. It has27
been designed in a 0.35µm SiGe BiCMOS process (AMS).28
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This process allows the use of RF and large-transconductance29
bipolar components, which is useful for the design of wide-30
band, low-impedance and low-noise circuits with improved31
performances[3].32
2. CIRCUIT DESCRIPTION33
The readout MaPMT-associated chip includes 16 channels34
whose input impedance should be very low (in the order of35
ten ohms) to minimize crosstalk and wiring capacitance effects.36
Each channel is a current-mode architecture (shown in Figure 1)37
defined to allow better achievements in speed and noise perfor-38
mances. It is composed of a current conveyor (with two current39
outputs) as an input stage, and two separated output stages: a40
current comparator as a discriminator for signal-event detec-41
tion and a charge-sensitive amplifier (CSA) for signal charge42
quantification. The signal-event detection requires high-speed43
operations for the current conveyor and the current comparator,44
while the signal charge quantification has a major low-noise re-45
quirement for the current conveyor and the CSA.46
2.1. Current Conveyor47
The current conveyor has a low-impedance input and two48
high-impedance current outputs, with a 4-bit current gain49
control to compensate effects of optic fiber ageing and the50
MaPMT’s gain dispersion. Figure 2(a) shows the structure51
of the current conveyor. It employs two Super Common-52
Base (SCB) transistors [4-5] (see Figure 2(b)) to drive comple-53
mentary switched current mirrors having variable-gain output54
branches. The current input signal is applied to one SCB, and55
a referenced current is applied to the other to cancel bias offset56
contribution to the output signals.57
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Figure 1: Prompt gamma imaging using a beam hodoscope
Figure 2: (a)Low-impedance,variable-gain current conveyor
Figure 2: (b)super-common-base SCB transistor structure
The SCB transistor shown in Figure 2(b) is basically a58
common-base topology (Q1) with a negative feedback loop59
(Q2). The input impedance of the current conveyor, mainly de-60
termined by that of the SCB, is expressed as:61
Zin =
1
(1 + A0(1+s/ωA)(1+s/ωB) ) · gm,Q1+sCA
(1)
A0 = gm,Q2 · RC,S CB62
63
ωA = gm,Q1/(2pi ·CA)64
65
ωB =
gm,Q2 ·RC,S CB
2pi·(1+gm,Q2 ·RC,S CB)·rpi,Q1 ·(Cpi,Q1+Cµ,Q2 )
66
67
CA = CDB,M1 +(1+gm,Q2 ·RC,S CB) ·(Cpi,Q1 +Cµ,Q2 )+Cpi,Q2 +CD68
69
where A0 is the voltage gain of Q2 at low frequencies; CA is70
the sum of parasitic capacitances at the input node A (including71
the detector output capacitance CD), ωA and ωB are poles re-72
lated respectively to nodes A and B. At moderate frequencies,73
the input impedance is given by ZA ≈ 1/(A0 · gm,Q1). Thanks74
to the use of large-transconductance bipolar components in the75
SCB, Zin can be reduced to a few ohms.76
The current gain of the current conveyor is given by[6]:
Iout
Iin
=
gm,MP2−MP5
gm,MP1
×
1
(1 + sC1gm,Q1 )(1 +
sC2
gm,MP2
) (2)
with C1 = Cbe,Q1 and C2 = ΣCnodeG77
where gm,MP2−MP5 is the total transconductance of the 4-bit78
switched transistors MP2 to MP5 in parallel. As gm,Q1 (BJT ) 79
gm,MP2 (PMOS ) , and C1  C2, the bandwidth is limited by80
gm,MP2 and C2.81
2.2. Current Comparator82
The current comparator following the current conveyor de-83
tects current signal events. It compares the current conveyor’s84
corresponding output signal (typically lasting a few nanosec-85
onds) with a referenced threshold current and produces a pulsed86
output voltage response.87
Figure 3 shows the current comparator mainly consisting of88
a signal current mirror and a 2-stage output buffer. The sig-89
nal current mirror employs bipolar transistor components to re-90
duce its input impedance and to improve the speed performance91
of the circuit. This current mirror performs current-to-voltage92
conversion at its output:93
2
Figure 3: Current comparator for signal-event detection
MVD =

M Ic ·
gm,Q2
gm,Q1
·
1
gds+gce,Q2
when M Ic = Iin − Ire f > 0
0 when M Ic = Iin − Ire f < 0
(3)
The time constants at nodes C and D are respectively τC =94
CC/gm,Q1 and τD = CD/gm,Q2 with CC = Cce,Q1+Cbe,Q1+Cbe,Q2+95
(1 + gm,Q2/gds) ·Cµ,Q2 and CD = Cce,Q2 +Cinvertor. As CC  CD96
and gm,Q1 < gm,Q2 , the speed performance of the current com-97
parator is determined by τC . It can be optimized by careful98
layout and proper sizing of transistor components to reduce dif-99
ferent capacitance contributions to CC . The 2-stage buffer con-100
verts M VD to a logic-level pulse.101
2.3. CSA(Charge Sensitive Amplifier)102
The CSA consists of a buffered amplifier and a R f C f feed-103
back network (Figure 4(a)). For a fast input current pulse during104
a time tpulse(∼ 20ns), the CSA output produces a voltage swing105
given by:106
M Vout,CS A = −
1
C f
∫ tpulse
0
Iin(t)dt (4)
After the input current pulse, Vout,CS A, returns exponentially107
to its steady level with a time constant determined by R f C f .108
This time constant is chosen according to the maximum count-109
ing rate.110
The buffered amplifier has an input part shown in Figure 4(b),111
which is a folded-cascode structure with RA and CA for feed-112
forward compensation [7-8]. The second cascode transistor Q1113
is a bipolar component for better gain, speed and/or phase mar-114
gin achievements. The input transistor MP1 has a large W/L115
ratio to minimize its noise contribution.116
3. RESULTS AND DISCUSSION117
Figure 5 shows the fabricated readout chip. The chip area118
including pads is 6.16mm2. Each channel occupies a surface119
area of 680µm×120µm. The chip has been tested using a board120
shown in Figure 6(a).121
The test board includes a structure shown in Figure 6(b), to122
generate an input current signal for the testing:123
Iin(t) =
Cg · dVgen(t)
dt (5)
Figure 4: (a)Charge-Sensitive Amplifier
Figure 4: (b)Amplifiers with feed forward compensation
Figure 5: Microphotograph of the readout chip
The magnitude of Iin(t) can thus be evaluated from the wave-124
form of Vgen. By measuring directly the magnitude of Vin, the125
input impedance of the current conveyor can be determined by126
Zin = MVinMIin . We have obtained Zin = 12Ω.127
Figure 7 shows signal waveforms of a channel. The circuit128
operation is verified by observing the output signal of the cur-129
rent comparator Vout,comp and that of the CSA Vout,CS A: the130
pulsed output of the current comparator indicates the signal131
event, and the output signal of the CSA gives a magnitude132
M Vout,CS A, from which an input signal charge can be evaluated.133
For signal-event detection, the detection threshold for the134
current comparator is set by Ire f , which can be adjusted from135
100µA to 400µA.136
For signal charge quantification, the conversion gain at the137
output of the CSA is 98mV/pC. The evaluated noise in ENC138
(Equivalent input RMS Noise Charge) is 91fC. The maximum139
measurable charge before saturation (limited by the current140
conveyor) is 10 pC. The dynamic range is 36 dB. The crosstalk141
between adjacent channels is 1.7% (i.e. 35 dB).142
Figure 6: (a)Test board Figure 6: (b)Structure for generat-
ing input current signal
3
Figure 7: Signal waveforms of a channel:the two outputs Vout,CS A and Vout,comp
in response to Vgen
Table 1: Summary of characteristics of the designed readout ASIC
Post-Layout results Test results
Power consumption
15 to 22mW 16 to 23mW/channel(under 3.3V)@ current gain
from 0.25 to 2
50µA(525 fC)
@gain 2
Input dynamic range — —
2.4mA(25.2pC)
@gain 2
Input impedance 4Ω 12Ω@ working frequencies
Current Conveyor 200MHz —Bandwidth
Current comparator 667MHz —Bandwidth
CSA Peaking time 30ns 28ns
1-full-channel ENC 42fC 19fC
Xtalk — 1.7%
Chip Size 6.61mm2 6.61mm2(including pads)
Table 1 summarizes the measured characteristics of the read-143
out chip in comparison with post-layout simulation results.144
We would like to mention that,our readout chip has similar145
integrated functions to a 10-channel chip reported in [9]. The146
power consumption and chip sizes are also comparable. We147
have obtained improved performances especially in terms of148
input impedance (12Ω compared to 180Ω), thanks to optimal149
design with the use of bipolar components in a BiCMOS tech-150
nology.151
4. CONCLUSION152
We have designed a 16-channel readout chip in a BiCMOS153
process to be associated with MaPMTs or MCPs for developing154
a prompt gamma imaging system. Each channel is a current-155
mode architecture consisting of three main building blocks: a156
current conveyor, a buffered current comparator and a CSA.157
Testing of the chip has shown improved characteristics com-158
pared to a reported chip with similar functions. The channel159
input has very low impedance (∼ 12Ω) to minimize crosstalk160
(∼ 1.7%). The evaluated speed and noise performances meet161
the system requirements. We are undertaking a new chip de-162
sign with performance optimization to reduce power consump-163
tion per channel, for high-resolution hodoscopes.164
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